

TITLE: MULTIPLE CHANNEL INTERFACE FOR COMMUNICATIONS BETWEEN DEVICES  
INVENTORS NAME: Brian R. Mears et al.  
DOCKET NO.: 884.481US1

1/15




Fig. 1




Fig.2

112




Fig.3

112




Fig. 4




Fig.5

6/15

412

CHANNEL STATUS REGISTER BIT LAYOUT AND DEFINITIONS				
	BITS	ACCESS	NAME	DESCRIPTION
602	31:26	N/A	RESERVED	RESERVED
602	25	READ	RxEOM	RECEIVE CHANNEL RECEIVED EOM <ul style="list-style-type: none"> <li>• 0=CHANNEL DID NOT RECEIVE EOM</li> <li>• 1=CHANNEL RECEIVED EOM</li> </ul>
604	24	READ	RxWAIT	RECEIVE CHANNEL IN WAIT STATE <ul style="list-style-type: none"> <li>• 0=CHANNEL NOT IN WAIT STATE</li> <li>• 1=CHANNEL IN WAIT STATE</li> </ul>
606	23	READ	RxEMPTY	RECEIVE FIFO EMPTY <ul style="list-style-type: none"> <li>• 0=NOT EMPTY</li> <li>• 1=EMPTY</li> </ul>
608	22	READ	RxFULL	RECEIVE FIFO FULL <ul style="list-style-type: none"> <li>• 0=NOT FULL</li> <li>• 1=FULL</li> </ul>
610	21:16	READ	RxFULLNESS	FULLNESS OF RECEIVE FIFO <ul style="list-style-type: none"> <li>• 00000=FIFO IS EITHER FULL OR EMPTY            (SEE RxFULL AND RxEMPTY BITS)</li> <li>• NONZERO=NUMBER OF BYTES OF DATA IN RECEIVE FIFO</li> </ul>
604	15:9	N/A	RESERVED	RESERVED
604	8	READ	TxWAIT	TRANSMIT CHANNEL IN WAIT STATE <ul style="list-style-type: none"> <li>• 0=CHANNEL NOT IN WAIT STATE</li> <li>• 1=CHANNEL IN WAIT STATE</li> </ul>
606	7	READ	TxEMPTY	TRANSMIT FIFO EMPTY <ul style="list-style-type: none"> <li>• 0=NOT EMPTY</li> <li>• 1=EMPTY</li> </ul>
608	6	READ	TxFULL	TRANSMIT FIFO FULL <ul style="list-style-type: none"> <li>• 0=NOT FULL</li> <li>• 1=FULL</li> </ul>
610	5:0	READ	TxFULLNESS	FULLNESS OF TRANSMIT FIFO <ul style="list-style-type: none"> <li>• 00000=FIFO IS EITHER FULL OR EMPTY            (SEE TxFULL AND TxEMPTY BITS)</li> <li>• NONZERO=NUMBER OF BYTES OF DATA IN TRANSMIT FIFO</li> </ul>

Fig.6

7/15

CHANNEL CONFIGURATION REGISTER BIT LAYOUT AND DEFINITIONS				
	BITS	ACCESS	NAME	DESCRIPTION
412-	31:26	N/A	RESERVED	RESERVED
702-	25:24	READ/WRITE	EOCSERVICE	EARLY EOC SERVICE SELECT <ul style="list-style-type: none"> <li>• 00=NONE</li> <li>• 01=INTERRUPT</li> <li>• 1x=RESERVED</li> </ul>
704-	23:21	READ/WRITE	RxSERVICE	RECEIVE FIFO SERVICE SELECT <ul style="list-style-type: none"> <li>• 000=NONE</li> <li>• 001=DMA</li> <li>• 010=INTERRUPT</li> <li>• 011=RESERVED</li> <li>• 1XX=RESERVED</li> </ul>
706-	20:19	READ/WRITE	RxTHRESH-LEVEL	RECEIVE FIFO SERVICE THRESHOLD <ul style="list-style-type: none"> <li>• 00=4 BYTES</li> <li>• 01=8 BYTES</li> <li>• 10=16 BYTES</li> <li>• 11=32 BYTES</li> </ul>
708-	18	READ/WRITE	RxDFC ENABLE	DIRECT FLOW CONTROL ENABLE <ul style="list-style-type: none"> <li>• 0=DISABLED</li> <li>• 1=ENABLED</li> </ul>
710-	17	READ/WRITE	RxMFC ENABLE	MESSAGE FLOW CONTROL ENABLE <ul style="list-style-type: none"> <li>• 0=DISABLED</li> <li>• 1=ENABLED</li> </ul>
712-	16	READ/WRITE	RxENABLE	RECEIVE FIFO CHANNEL ENABLE <ul style="list-style-type: none"> <li>• 0=CHANNEL DISABLED</li> <li>• 1=CHANNEL ENABLED</li> </ul>
	15:11	READ/WRITE	RESERVED	RESERVED
	10:8	READ/WRITE	TxBLOCK	TRANSMIT BLOCK SIZE <ul style="list-style-type: none"> <li>• 000=4 BYTES</li> <li>• 001=8 BYTES</li> <li>• 010=16 BYTES</li> <li>• 011=32 BYTES</li> <li>• 1XX=RESERVED</li> </ul>
704-	7:5	READ/WRITE	TxSERVICE	TRANSMIT FIFO SERVICE SELECT <ul style="list-style-type: none"> <li>• 000=NONE</li> <li>• 001=DMA</li> <li>• 010=INTERRUPT</li> <li>• 011=RESERVED</li> <li>• 1XX=RESERVED</li> </ul>
706-	4:3	READ/WRITE	TxTHRESH-LEVEL	TRANSMIT FIFO SERVICE THRESHOLD <ul style="list-style-type: none"> <li>• 00=4 BYTES</li> <li>• 01=8 BYTES</li> <li>• 10=16 BYTES</li> <li>• 11=32 BYTES</li> </ul>
708-	2	READ/WRITE	TxDFCENABLE	DIRECT FLOW CONTROL ENABLE <ul style="list-style-type: none"> <li>• 0=DISABLED</li> <li>• 1=ENABLED</li> </ul>
710-	1	READ/WRITE	TxMFCENABLE	MESSAGE FLOW CONTROL ENABLE <ul style="list-style-type: none"> <li>• 0=DISABLED</li> <li>• 1=ENABLED</li> </ul>
712-	0	READ/WRITE	TxENABLE	TRANSMIT FIFO CHANNEL ENABLE <ul style="list-style-type: none"> <li>• 0=CHANNEL DISABLED</li> <li>• 1=CHANNEL ENABLED</li> </ul>

Fig.7

TITLE: MULTIPLE CHANNEL INTERFACE FOR COMMUNICATIONS BETWEEN DEVICES  
INVENTORS NAME: Brian R. Mears et al.  
DOCKET NO.: 884.481US1

8/15

512

INTERFACE INTERRUPT IDENTIFICATION REGISTER			
BITS	ACCESS	NAME	DESCRIPTION
31:24	N/A	RESERVED	RESERVED
23:17	READ/WRITE 1 TO CLEAR	TX_INTx	TRANSMIT FIFO INTERRUPT FOR CHANNEL x
16	N/A	RESERVED	RESERVED
15:9	READ/WRITE 1 TO CLEAR	EOC_INTx	EOC INTERRUPT FOR CHANNEL x
8	N/A	RESERVED	RESERVED
7:1	READ/WRITE 1 TO CLEAR	RX_INTx	RECEIVE FIFO INTERRUPT FOR CHANNEL x
0	READ/WRITE 1 TO CLEAR	VGPIO_INT	VGPIO INTERRUPT - SEE BBVGD REGISTER FOR WHICH VGPIO PIN

Fig.8




Fig. 9

10/15




Fig.10

TITLE: MULTIPLE CHANNEL INTERFACE FOR COMMUNICATIONS BETWEEN DEVICES  
INVENTORS NAME: Brian R. Mears et al.  
DOCKET NO.: 884.481US1

11/15




Fig.11

TITLE: MULTIPLE CHANNEL INTERFACE FOR COMMUNICATIONS BETWEEN DEVICES  
INVENTORS NAME: Brian R. Mears et al.  
DOCKET NO.: 884.481US1

12/15

CHANNEL NUMBER	DESCRIPTION
0	NULL CHANNEL TO SIGNAL EOM
1	DATA CHANNEL 1
2	DATA CHANNEL 2
3	DATA CHANNEL 3
4	DATA CHANNEL 4
5	DATA CHANNEL 5
6	DATA CHANNEL 6
7	DATA CHANNEL 7
8	RESERVED
9	RESERVED
10 (A)	RESERVED
11 (B)	EMPTY CHANNEL
12 (C)	WAKE UP CHANNEL
13 (D)	VITUAL GPIO CHANNEL
14 (E)	STOP MESSAGE CHANNEL
15 (F)	START MESSAGE CHANNEL

Fig.12

13/15




Fig.13




Fig.14

TITLE: MULTIPLE CHANNEL INTERFACE FOR COMMUNICATIONS BETWEEN DEVICES  
INVENTORS NAME: Brian R. Mears et al.  
DOCKET NO.: 884.481US1

14/15




Fig.15

15/15

1600




Fig.16